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Abstract. Microphone arrays add an extra dimension to sensory infor-
mation from Wireless Sensor Networks by determining the direction of
the sound instead of only its intensity. Microphone arrays, however, need
to be flexible enough to adapt their characteristics to realistic acoustic
environments, while being power efficient, as they are battery-powered.
Consequently, there is a clear need to design adaptable microphone ar-
ray nodes enabling quality aware distributed sensing and prioritizing low
power consumption. In this paper a novel dynamic, scalable and energy-
efficient FPGA-based architecture is presented. The proposed architec-
ture applies the Delay-and-Sum beamforming technique to the single-bit
digital audio from the MEMS microphones to obtain the relative sound
power in the time domain. As a result, the resource consumption is dras-
tically reduced, making the proposed architecture suitable for low-power
Flash-based FPGAs. In fact, the architecture’s power consumption esti-
mation can become as low as 649 µW per microphone.
1 Introduction
Microphone arrays composed of Micro-Electro Mechanical systems (MEMS) mi-
crophones are becoming popular as they are now also applied as nodes in Wire-
less Sensor Networks (WSNs). This is possible due to their relatively low cost
and high level of integration. For instance, they have been used to automati-
cally emphasize the speech coming from a particular direction [1] or for urban
environmental monitoring [2], [3]. Many applications benefit from the use of mi-
crophone arrays since they not only promise audio enhancement but also allow
to determine the sound’s Direction-of-Arrival (DoA). However, most of these
applications need an accurate sound-source localization, which often can not be
done with a standalone array. Existing solutions propose WSNs composed of
microphone arrays for sensing the acoustic environment, locally processing the
measured information and propagating it through a network to combine multiple
captures. Despite the importance of power consumption in battery-based WSN
nodes, it is often not considered.
Microphone arrays have been used as distributed acoustic sensing nodes for
a broad range of applications. Sound-source detection using WSNs is usually
related to surveillance, acoustic enhancement urban environmental monitoring
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or military applications. For instance, the authors in [6] and in [7] propose WSN
counter-sniper systems composed of microphone arrays. Whereas the first one
uses Wi-Fi as wireless communication, Bluetooth is proposed in the last one.
None of the solutions, however, report their power consumption.
The authors in [8] propose a Wi-Fi based WSN composed of microphone
arrays for deforestation detection. Their architecture computes the audio from an
array composed of 8 microphones in an extremely low-power Flash-based FPGA,
which allows to only consume 21.8 mW per node in the network. The same
authors propose in [9] a larger microphone array composed of 16 microphones.
Due to the additional computational operations, they consider a Xilinx Spartan6
FPGA. The power consumption, however, increases up to 61.71 mW for the
16 microphones’ configuration. Our proposed architecture, instead, allows to
compute more than 4 times the number of microphones with 6 times less power
consumption thanks to a reduced resource requirements.
Other technologies also provide low the power solutions. A very interesting
solution is proposed in [10], where the authors present a very low-power micro-
phone array. Their architecture only consumes 1.8 mW per microphone thanks
to exploiting the sleep modes of the microcontroller and microphones. The mi-
crophones are inactive 20% of the time and the microcontroller is only active
during the I2C communication.
An acoustic sensor called SoundCompass, capable of measuring sound inten-
sity and directionality, has been developed in [3] to satisfy the requirements of
sound-source localization applications. The SoundCompass is composed of digi-
tal MEMS microphone arrays, designed to function in a distributed manner as
part of a WSN or as standalone node. A WSN composed of SoundCompasses
is not only able to sample the sound field directionality, but also to fuse this
information for applications such as sound-source localization or real-time noise
maps. The original SoundCompass, however, lacks a good time response, is not
power efficient, and does not offer a dynamic response to spontaneous acous-
tic events critical for many applications. New architectures have been recently
proposed to increment the dynamism. For instance, the architecture in [4] is
designed to perform a fast and power-efficient sound-source location by dynam-
ically adapting both the number of beamed orientations and microphones. The
architecture is based on a variant of the Filter-and-Sum beamforming, imple-
menting a filter stage for each microphone before computing the beamforming
operation. This architecture request many FPGA resources, leading to a rela-
tive high power consumption ranging from 122 to 138 mW [5]. In this paper we
present an architecture prioritizing the power consumption by drastically reduc-
ing the resource consumption while maintaining the scalability and dynamism
presented in previous architectures. A minimal resource-greedy architecture will
require a totally different approach, which is presented in the following section.
To the best of our knowledge, the new architecture achieves the lowest power
per microphone ratio compared to existing solutions.
The low-power architecture is described and evaluated in Section 2 and in
Section 3 respectively. The conclusions are drawn in Section 4.
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Fig. 1: Overview of the proposed WSN node. The proposed architecture computes the acquired
audio signal to fully perform the sound source localization on the FPGA.
2 Architecture Description
Our proposed architecture for locating sound-sources in a 1kHz to 15kHz range
is fully implemented in an FPGA, integrating the beamforming of the input
signal, the filtering and audio conversion, and the sound’s DoA. The architecture
remains completely scalable and dynamic to adapt its response to the acoustic
environment or to certain constraints such as extreme low-power conditions.
The active configuration is received through the WSN mote. As a result, the
architecture allows to activate or deactivate multiple microphones or to change
the number of beamed orientations at runtime while continuing the processing
as proposed in [4].
The following sections describe the sensor array, the FPGA’s components
and the WSN interface of a standalone device. The network analysis and consid-
erations when combining multiple microphone arrays in a WSN are out of the
scope of this paper and have been partially covered in [11].
2.1 Microphone Array
The proposed architecture for WSN relies on the same microphone array planar
geometry as [3], where 52 MEMS microphones are placed on a 20 cm diameter
planar geometry and grouped in four concentric sub-arrays of 4, 8, 16 and 24
MEMS microphones (Figure 2). The circular distribution of the microphones
intends to maintain the array’s response independent of the orientation. Each
sub-array is differently positioned in order to facilitate the capture of the spatial
acoustic information to be used by a beamforming technique for the localization
of the sound source. The number of active microphones has a direct impact on
the array’s output signal-to-noise ratio (SNR) since it increases with the number
of active microphones.
Fig. 2: The 52 digital MEMS microphones are distributed in 4 concentric circular MEMS mi-
crophone sub-arrays that can be activated or deactivated in runtime.
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Fig. 3: Overview of the FPGA’s components. The Delay-and-Sum beamforming is composed of
several memories to properly delay the input signal. Our implementation groups the memories
associated to each sub-array to disable those memories linked to deactivated microphones. The
beamformed input signal is converted to audio in the cascade of filters. The DoA is finally obtained
based on the relative sound power obtained per orientation.
The microphones selected to compose the microphone array are digital MEMS
microphones with a multiplexed pulse density modulation (PDM) output. Nowa-
days digital MEMS microphones such as the ICS-41350 from InvenSense [14]
provide good omnidirectional polar response, a wide-band frequency response
ranging from 100 Hz up to 15 kHz and offer a low-power sleep mode which dras-
tically reduces the power consumption. The deactivation of the microphone’s
clock signal activates this low-power sleep mode. From the other side, the digital
MEMS microphones need a clock in a 1 to 3 MHz range to oversample the audio
signal by a factor of 64. The PDM signal needs to be filtered to remove the
high-frequency noise and to be downsampled to retrieve the audio signal in a
Pulse-Code Modulation (PCM) format.
2.2 FPGA
Figure 3 depicts the main components of the FPGA’s implementation. The input
rate is determined by the microphone’s clock, which corresponds to the sampling
frequency (Fs). The oversampled PDM signal coming from the microphones is
multiplexed per microphone pair. A PDM splitter block demultiplexes this signal
at every edge of the clock cycle and splits the sampled PDM into 2 PDM sepa-
rate channels. The obtained PDM streams from each microphone of the array are
properly delayed to perform the beamforming operation, called Delay-and-Sum.
This beamforming technique allows to amplify the sound coming from the set
direction while suppressing the sound coming from other directions. Several cas-
caded filters remove the high-frequency noise and downsample the input signal
to retrieve the audio signal. Finally, a polar steering response map, whose lobes
are used to estimate the DoA for the localization of sound sources, is generated
from the relative sound power.
To achieve the highest response time, this implementation is designed to
operate in streaming mode, which warranties that each component is always
computed after an initial latency.
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Delay-and-Sum Beamforming The beamforming stage is composed by a
bank of memories, a pre-computed table of delays and cascaded additions (Fig-
ure 1). The bank of memories is used to delay the different digital audio streams
for the beamforming algorithm. Every microphone m is associated to a memory,
which properly delays that particular audio stream with an amount ∆m. The
delay memories are grouped based on sub-arrays. Each delay memory belonging
to a sub-array has the same width and length to support all the possible orien-
tations. The width is determined by the PDM representation, which only needs
one bit to represent the audio signal. The length is defined by the maximum
delay (max(∆i)) of that sub-array i, which is determined by the MEMS micro-
phone planar distribution and Fs. In fact, the maximum max(∆i) determines
the overall latency of the beamforming operation. Once the PDM input data is
properly delayed for a particular orientation, the outputs of each memory are all
added. This results in a summed PDM stream of the delayed PDM signals from
the microphones.
Filters Description The oversampled PDM signals from the digital MEMS mi-
crophones need to be downsampled and filtered to retrieve the original acquired
audio signal. The downsampling is done by a cascade of a CIC decimator filter
and a low-pass FIR filter. The CIC filter is an alteration on the FIR filter for
which no multiplications are required, becoming less computationally intensive
and less resource greedy [12]. Thus, a CIC filter with a NCIC order, a decimation
factor of DCIC and a differential delay DD is chosen in our design based on the
selected Fs. The CIC filter is followed by a signal averaging block to cancel out
the effects caused by the microphones’ DC offset output, improving the dynamic
range and reducing the bit width required to represent the data after the CIC.
The last cascaded filter is a low-pass compensation FIR filter designed in a serial
fashion to reduce the resource consumption. Consequently, the maximum order
(NFIR) of the low-pass FIR filter is determined by DCIC . The filtered signal is
then further decimated by a factor of DFIR to obtain the minimum bandwidth
BW to satisfy the Nyquist theorem.
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Fig. 4: Examples of P-SRP depicting the output power obtained under experimental conditions
for sound sources of 3kHz (left figure) and 5kHz (right figure).
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Relative Sound Power The Delay-and-Sum beamforming technique allows to
obtain the relative sound power of the retrieved audio stream for each steering
direction. The computation of the Polar Steered Response Power (P-SRP) in
each steering direction provides information about the power response of the
array. The power value per steering direction is obtained by accumulating all
the individual power values measured for a certain time known as sensing time
(ts). This is a well-known parameter on radio frequency applications, which is
known to increment the robustness against the noise. A higher ts is needed to
detect and locate sound sources under low signal-to-noise (SNR) conditions. All
the power signals in one steering loop conform the P-SRP (Figure 4). The peaks
identified in the P-SRP point to the potential presence of sound sources.
The P-SRP is usually calculated in the frequency domain [3], using the
Fourier transform, which increases the resource consumption and potentially
enlarges the time the system focuses on a particular direction. In our architec-
ture, the power of the signal is obtained in the time domain by applying the
Parseval’s theorem.
2.3 Wireless Sensor Network Mote
The proposed architecture includes a wireless communication capability. The
calculation of P-SRP is performed in the FPGA, while the wireless commu-
nication is done externally by a low-power WSN mote. Figure 5 depicts the
selected device, a Zoletia WSN platform Z1 based on the MSP430F2617 micro-
controller [15]. This WSN mote is chosen due to its flexibility since it supports
several wireless technologies such as IEEE 802.15.4 and 6LoWPAN. Another in-
teresting feature of this mote is its low-power consumption, being on average 40
mW.
The communication between the FPGA and the Zolertia mote is done through
an Inter-Integrated Circuit (I2C), which is a serial communication bus system.
I2C uses a serial data line and a serial clock line to interconnect the FPGA
and the Zolertia mote. It supports an extremely wide clock frequency range,
reaching up to 400 Kb/s, enough to transmit the P-SRP values or to receive the
configuration control signals to determine the number of active microphones or
the number of orientations from the network.
Fig. 5: The Zolertia WSN mote provides the wireless capability needed for our microphone array.
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Parameter Definition Value
Fs Sampling Frequency 2.08 MHz
Fmin Minimum Frequency 1 kHz
Fmax Maximum Frequency 16.250 kHz
BW Minimum bandwidth to satisfy Nyquist 32.5 kHz
DD CIC Differential Delay 32
DCIC CIC Filter Decimation Factor 32
NCIC Order of the CIC Filter 4
DFIR FIR Filter Decimation Factor 2
NFIR Order of the FIR Filter 31
Table 1: Configuration of the architecture under analysis.
3 Design Analysis
In this section, the proposed architecture is firstly compared to the one presented
in [5], discussing the frequency response, resource and power consumption and
the time performance. The section concludes with a comparison with state-of-
the-art related architectures.
The configurations of the architecture under evaluation are summarized in
Table 1. The variation of the target FMax and the Fs directly affects to the beam-
forming stage by determining the length of the memories, and to the filter stage,
by determining the decimation factor and the FIR Filter order. Although, the
impact of the number of active microphones, which changes in runtime thanks
to the sub-array distribution, is also analysed. The impact of the number of
orientations is not evaluated here since it is partially discussed in [5]. For our
evaluation, a complete steering loop is composed of 64 orientations, which rep-
resents an angular resolution of 5.625◦.
3.1 Frequency Response
The frequency response of the microphone array is determined by the number
of active microphones. Our experiments cover four configurations with 52, 28,
12 or 4 microphones determined by the number of active sub-arrays.
The proposed architecture is evaluated for three configurations (Table 1) by
utilizing the directivity (DP ) to properly evaluate the quality of the array’s re-
sponse. The directivity reflects the ratio between the main lobe’s surface and
the total circle. Here we consider a threshold of 8 for DP , which indicates that
the main lobe’s surface corresponds to at maximum half of a quadrant. The
directivity is evaluated by placing a sound source at the 64 supported orien-
tations. The average of all directivities along with the 95 % confidence interval
is calculated for the supported orientations. Figure 6 (left) depicts the resulting
directivities based on the active sub-arrays for the proposed architecture. In case
the 4 inner microphones are enabled, the directivity in all directions does not
reach the predefined ratio of 8. When 12 microphones are enabled the directivity
increases, and reaches the value of 8 at 3.1 kHz. This value is reached at 2.1 kHz
and 1.7 kHz when 28 and all microphones are enabled. One can also note that the
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Fig. 6: Average DP with a 95% confidence interval for the supported orientations when combin-
ing sub-arrays of the proposed architecture (left) and the architecture presented in [5] (right).
95 % confidence noticeably increases at 4 kHz, 6 kHz and 7 kHz for respectively
the inner 4, 12 and 28, and all microphones.
The proposed architecture outperforms the frequency response of the ar-
chitecture in [5], which is depicted in Figure 6 (right). The variance of DP of
the architecture in [5] increases with the sound source frequency, becoming very
sensitive to the beamed orientation. The proposed architecture has higher beam-
forming resolution thanks to beamforming before downsampling the input data.
Instead, the architecture in [5] performs the beamforming after the filter stage,
whose data has a lower rate. Nevertheless, as shown in Figure 6, the capacity
of properly determining the DoA increases with the number of active micro-
phones. The price to pay, however, is a higher resource and power consumption
as detailed below.
3.2 Resource Consumption
The proposed architecture drastically reduces the resource consumption. Table 2
details the resource consumption when targeting a Zynq 7020 FPGA. Although
the low resource consumption of this architecture allows to use a smaller and
lower demanding power FPGA, the Zynq 7020 FPGA is used in order to fairly
compare this new architecture with the one presented in [4] and accelerated
in [5]. The amount of different types of resources demanded by the proposed
architecture is significantly lower than the architecture presented in [4],[5]. The
reduction of the resource consumption is possible thanks to the reduction of the
number of filter chains, leading to a more efficient beamforming operation in
terms of resources.
Whereas in [4], [5] each microphone has an individual filter chain, the pro-
posed architecture only needs one. The percentage of resources dedicated to the
filter chains represents around 91% of the registers and 89% for LUTs in [5]. This
percentage decreases to 14.7% and 32.8% of the consumed registers and LUTs
respectively in the proposed architecture. An efficient memory partition is pos-
sible thanks to the storage of PDM signals and to the use of LUTs as internal
memory. Despite the proposed architecture is also constrained by the number
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Resource Available Inner 4 MICs Inner 12 MICs Inner 28 MICs Inner 52 MICs
Resources [4], [5] Proposed [4], [5] Proposed [4], [5] Proposed [4], [5] Proposed
Registers 106400 6144 1381 16882 1529 38183 1892 59093 2425
LUTs 53200 4732 1224 12299 1361 25032 2471 42319 4117
BRAM18k 140 2 1 6 1 14 1 22 1
DSP48 220 12 6 28 6 60 6 92 6
Table 2: Zynq 7020 resource consumption after placement and routing when combining micro-
phone sub-arrays.
Active MEMS Microphones Reported On-Chip Power WSN Total
Sub-Arrays Active Deactive Total Static Dynamic Total Mote Power
Inner 4 MICs 1.332 0.576 1.908 16.323 0 16.323 40 58.231
Inner 12 MICs 3.996 0.480 4.476 16.323 0 16.323 40 60.799
Inner 28 MICs 9.324 0.288 9.612 16.327 0.074 16.401 40 66.013
All 52 MICs 17.316 0 17.316 16.327 0.086 16.413 40 73.729
Table 3: Power consumption expressed in mW when combining microphone sub-arrays of a
WSN node, including the microphones, FPGA and WSN mote power consumption. Values are
obtained from the Libero SoC v.11.8 power report for the FPGA operating at Fs = 2.08 MHz,
considering the low-power mode of the microphones [14] and [15].
of available LUTs, their consumption is much lower, allowing to use LUTs for
internal memory of the beamforming stage. This is not beneficial in [5] because
LUTs are the constraint resource, increasing the consumption of BRAMs. As a
result, the larger configuration of the proposed architecture demands up to 24
times less registers and 10 times less LUTs. In fact, the available resources in the
Zynq 7020 allow up to 10 instantiations of this architecture, which represents
the computation of more than 500 microphones simultaneously.
3.3 Power Analysis
The low resource requirements of the proposed architecture allows to target
low-power FPGAs. Flash-based FPGAs like Microsemi’s Igloo2, PolarFire or
SmartFusion2 offer not only the lowest static power consumption, demanding
only few tens of mW, but also support an interesting sleep mode called Flash-
Freeze. The Flash-Freeze mode is a low power static mode that preserves the
FPGA configuration while reducing the FPGA’s power draw to just 1.92 mW
for Igloo2 and SmartFusion2 FPGAs [13].
The proposed architecture has been evaluated for a SmartFusion2 M2S050
(Table 3). The reported power consumption rounds to 16.4 mW, which repre-
sents a significant reduction compared to the one reported in [5], ranging from
122 mW to 138 mW. Nevertheless, notice that the target FPGA in that case is a
Zynq 7020. Our architecture presents a major reduction of the power consump-
tion when compared to [5], achieving the lowest power per microphone ratio
when all the sub-arrays are active.
3.4 Timing Analysis
The execution time (tP−SRP ) on the proposed architecture is the time needed
to obtain the P-SRP. This time is distributed between the computation of three
main operations: beamforming, filtering and reseting. The memories, which are
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Fig. 8: Minimum tP−SRP when evaluating values of FMax and Fs.Different perspectives are
displayed in the right side.
composing the Delay-and-Sum beamforming implementation, need to be fetched
with the input PDM samples before starting the filtering and the calculation of
the P-SRP. This initial time (tInit) is constant, since it depends on the micro-
phones planar distribution, and rounds to 500 µ.
The time needed per orientation (to) is determined by the sensing time ts, the
group delay of the filter stage (tg), and the time to reset the filters (tr) at the end
of the computation of each orientation. The time tg groups the initiation interval
(II) needed by the block in the filter stage before generating a valid output.
This time depends on the filters characteristics, detailed in Table 1, and has a
Parameter Definition Equation Value [cc/MHz]
tCICII II of the CIC Filter 2 · NCIC + 1 9/Fs = 4.33 µs
tDCII II of the Remove DC DCIC + 2 34/Fs = 16.35 µs
tFIRII II of the FIR Filter D
2
CIC/2 + 1 513/Fs = 246.6 µs
t
Delay
II
II of the delay memories at Fs max(∆) 1023/Fs = 491.18 µs
tSumII II of the cascaded sums 2 · dlog2(Nam)e 12/Fs = 5.77 µs
ts Sensing Time DCIC ·DFIR · (Ns − 1) 4032/Fs = 1.94 ms
tg Group Delay t
CIC
II + t
DC
II + t
FIR
II 556/Fs = 267.31 µs
to Time per Orientation tg + ts 4588/Fs = 2.2ms
tinit II of the Delay-and-Sum t
Delay
II
+ tSumII 1035/Fs = 497.59 µs
tP−SRP Time to obtain a complete P-SRP tinit + No · to 294667/Fs = 141.66 ms
Table 4: Definition of the architecture’s parameter involved in the time analysis. Ns is the
number of output samples and Nam is the number of active microphones.
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References Device Mic Time [ms] Time/Mic [ms/Mic] Power [mW] Power/Mic [mW/Mic]
[8] Igloo 2 8 - - 30.44 3.80
[9] Spartan 6 16 18.85 1.18 78.99 4.94
[10] EFM32 4 249 62.25 7.2 1.8
[5] Zynq 7020 52 2 0.04 343.92 6.61
Proposed SmartFusion2 52 141.66 2.724 33.78 0.65
Table 5: Comparison of the time performance and the reported power consumption of the mi-
crophone array and the FPGA.
significant impact on the time performance. The time to can be approximated
to:
to = ts + tg + tr ≈ ts + tg (1)
because only few cc are needed to reset the filters. The execution time to obtain
P-SRP (tP−SRP ) as detailed in Figure 7 is:
tP−SRP = tinit +No × to = tinit + tloop (2)
where No is the number of orientations, tinit is the initialization time of the
beamforming operation, to is the time one orientation needs to be computed
and tloop is the time to compute No orientations. The tP−SRP for the analyzed
equals to 141 ms.
Table 4 provide further details about the timing analysis and includes the
equations for the timing analysis, which are determined by the architecture de-
sign. Figure 8 shows a design space exploration similar to the one done in [5].
The architecture is evaluated for Fmax ranging from 10 kHz to 16.5 kHz in steps
of 125 Hz and Fs ranging from 1.25 MHz until 3.072 MHz. The order of the
FIR filter (NFIR) and the decimations factors DCIC and DFIR are obtained
based on Fs and Fmax. The equations in Table 4 are used to obtain tP−SRP for
each design. The frequency range of the target application determines Fmin and
Fmax, which is used to select the Fs that offers the highest time performance
in the proposed architecture. Unfortunately, due to the redesign of the architec-
ture, the strategies like a faster clock proposed in [5] cannot be applied without
a significant increment of the resource consumption.
3.5 Comparison
Table 5 summarizes the comparison of the proposed architecture and the related
works from a timing and power consumption point of view. As a consequence
of the lower resource consumption, not only larger microphone arrays can be
processed in parallel but also more power-efficient FPGAs can be used to mini-
mize the power consumption. Despite the proposed architecture is substantially
slower than the one presented in [5], the time-per-microphone ratio is better
than other related solutions.
4 Conclusions
The proposed architecture demonstrates that large MEMS microphone arrays
are suitable for WSN, even when they are composed of tens of MEMS micro-
phones. The drastic reduction of the resource requirements allows to consider
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more power efficient devices such as flash-based FPGAs. The price to pay is
an acceptable degradation in the time response. Nevertheless, the new architec-
ture not only offers a better frequency response but also an interesting balance
between time performance and power consumption for applications on WSN.
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